#### The Mu3e Pixel Tracker

Frank Meier Universität Heidelberg on behalf of the pixel team

Februar 6, 2017



## Pixel tracker design essentials

#### Geometry of central tracker:



Recoil stations are copies of layer 3/4, extending in z.



## Pixel tracker design essentials

The basic building block:  $\mathrm{M}\mathrm{U}\mathrm{P}\mathrm{I}\mathrm{X}$  chip.



HV-CMOS

Thinned to  $50\,\mu m$ 

Active chip area  $20 \times 20 \text{ mm}^2$ 

Ivan Perić, Nucl.Instrum.Meth. A582 (2007) 876-885

NB: Sensor performance follows later in this talk.



## Pixel tracker design essentials

While using the same sensor chip, inner layers and outer layers differ:

- Inner layer:
  - 12 cm long (6 chips)
  - Two layers, two half shells
  - Half shells form one rigid unit
  - We call one half layer a module
- Outer layer:
  - ▶ 34/36 cm long (17/18 chips)
  - Two layers, made with modules of 4 ladders
  - Layer 3 has 6 modules, layer 4 has 7 modules
  - Modules installed individually, removable by design



## Pixel inner layer



Chips/HDI assembly (green) on polyimide support frame (yellow). Observe overlap for enhanced hermeticity.



Shown: One layer 3 module inserted.

Observe the interposer (contact matrix) for electrical connections (power and signals). Industry standard component.







How does the insertion mechanism work?

Next few slides show an animation. Mechanically tested using 3d printed model.

Note: Endpiece shape more matured meanwhile.























## Ladder properties

Al 14 µm
PI 10 μm
Glue 5 um
PI 25 µm
Glue 5 µm
Al 14 μm
PI 10 μm

HDI technology chosen to minimise material

Left: Stack of two conductor layers Bottom: Example of SpTAB bond of a via. Looks similar when to a chip.





### Ladder properties

Tear-down of material contributions:

	Layer 1-2		Layer 3-4	
	t [µm]	$X/X_0$	t [µm]	$X/X_0$
MuPix Si	45	$0.48\times10^{-3}$	45	$0.48  imes 10^{-3}$
MuPix Al	5	$0.06 imes10^{-3}$	5	$0.06 imes10^{-3}$
HDI polyimide & glue	45	$0.18 imes10^{-3}$	45	$0.18 imes10^{-3}$
HDI AI	28	$0.31 imes10^{-3}$	28	$0.31 imes10^{-3}$
polyimide support	25	$0.09 imes10^{-3}$	pprox 30	$0.10 imes10^{-3}$
adhesives	10	$0.03\times10^{-3}$	10	$0.03  imes 10^{-3}$
total	158	$1.15\times10^{-3}$	163	$1.16\times10^{-3}$



Cooling done using He flow:





Following pages will show simulation results for outer layer modules.

Assumptions:

Power dissipation 400 mW/cm<sup>2</sup>

Pessimistic scenario. Chip is expected to dissipate less power (high resistivity substrate, one amplifier stage less).

- Helium flows
  - ▶ in folds: 20 m/s
  - between layers 3 and 4: 5 m/s
  - between layers 1 and 2: 10 m/s
  - global flow: 0.5 m/s



First: outer layer module only:



Note: Last year we showed results with higher  $\Delta T$ . Had only one V-fold. Validation of simulation with measurement pending.

#### Barrel thermal simulation (all 4 layers):



 $T_{max}$  on inner layers is 40 °C (invisible in this plot)



### MUPIX



### MUPIX



Sub-pixel efficiency study using EUDET telescope at DESY.

Bias voltage -40 V for lower overall efficiency to enhance effects.



#### MuPix

Time resolution at same power settings are very good:



## MUPIX

- Results shown were from v7.
- v8 chip currently in production, expected in a few weeks
- Pixel size  $80 \times 80 \,\mu\text{m}^2$  achieved
- Higher resistivity substrate:  $80 \Omega$  cm instead of  $20 \Omega$  cm
- Power reduction expected
- Pixel cell to periphery cross-talk reduced
- Timewalk correction using time-over-threshold
- More features in TDR



## MUPIX



 $M \mathrm{U} \mathrm{P} \mathrm{I} x \mathbf{8}$  currently in production

The chip will almost match full target size for the experiment but active area is smaller.



#### Reminder: outer layer module:





Central station consists of:

Part	Consists of		
Layer 1	2 half-shells		
Layer 2	2 half-shells		
Layer 3	6 modules		
Layer 4	7 modules		

Approach:

- Inner layers: Four half-shells (module equivalent), unique parts.
  - $\Rightarrow$  Prototype manufacturing
- ► Outer layers: One station totals to 13 modules.
  For three stations we need 39 modules of two types (L3/4)
  → Small scale manufacturing

We want to make modules...



For this we need ladders, of course

Ladder	4×	→Module

Plus some other stuff

La	dder	4×	Mounting
	Endpiece L	1× 1×	
Screw		8×	

But ladders are made of parts as well


The HDI is another sub-part



More parts: Endpieces...



... require some steps as well



Depending on suplier, outsourcing is an option



Quality control takes place at every stage:



Product	per unit	per module
Ladder		4
HDI	1	4
End-of-HDI PCB (L)	1	4
End-of-HDI PCB (R)	1	4
MuPix chip	18	72
Polyimide V-fold	2	8
Screw	2	8
Endpiece (L/R)		2
Bare Flex	1	2
Interposer 10×10	4	8
Interposer 20×10	1	2
Bare PEI Endpiece	1	2

#### Bill of material for 1 module



## Bits and pieces

- Vertical slice test in progress, expected fully working towards autumn. Will include a module demonstrator operating 3 modules (= one electrical unit of an inner layer ladder) and a full readout chain (electrical and optical).
- Cooling studies were already good but will be repeated with improved 2 V-channel design.
- ► **Testboard** for MUPIX8 in preparation. Chip characterisation will start as soon as chips become available.
- Tooling for production line underway. Tools for making V-folds and gluing designed, waiting for workshop.



#### Tentative schedule



## Conclusions

- Detector design matured, left concept stage for everything
- Module design availabe, manufacturing processes under development
- $\blacktriangleright$  Existing  $\mathrm{MuPix7}$  chip characterised and working very well
- New MUPIX8 chip available soon, first chip at full size looking forward to
- Readout chain progressing well, full demonstrator later this year



# BACKUP



46 / 78

Plans for HDI

- Issue: Chips require filter capacitors nearby. Capacitors come with high-Z material, hence we have to move them out of the fiducial volume.
- ▶ We have to bridge up to 18 cm of power traces.
- We look into the option of integrating a plate capacitor into the HDI.
- Would change layering to 3 layers: 1 signal, 2 power/GND, the latter forming a cap
- Both vendors were confronted with the idea. Both think it can be done. Design limits will be investigated.
- In parallel we investigate how robust MUPIX8 is in terms of powering
- This is a topic for this year

Mechanical stability of outer layer modules

- Has been investigated on previous design and found to be good
- Method: Detector surface response to acoustic signals using laser interferometry
- Will be repeated for new module design
- We expect new design to be more robust (doubled number of V-folds, smaller bending radius of edges) but need to cross-check
- Will use improved setup extending interferometer to resolve counting ambiguity issues we had in the past



Serial powering option

- MUPIX7 showed very little depence on chip activity during operation, e.g. no significant change in power consumption between beam on/off
- $\blacktriangleright$  This makes  $M \mathrm{U} \mathrm{P} \mathrm{I} \mathrm{X}$  a candidate for serial powering
- Current MUPIX designs not suitable because they need more than one supply power
- Serial powering hasn't been a requirement but our measurements suggest potential
- We will design a test setup to investigate further
- ► A future version of MUPIX would require internal voltage regulators in order to reduce chip to one external supply voltage
- Has implications, not a priority task but highly interesting



 $M \mathrm{U} \mathrm{P} \mathrm{I} x$  plans

- MUPIX8 still requires too many pad connections to be used for a full outer layer prototype module
- HDI technology in aluminium does not allow for the density needed for a MUPIX8
- $\blacktriangleright$  We foresee  $\mathrm{MuPix9}$  for consolidation of open issues
- Will bring things like simplified slow control (fast, unidirectional I<sup>2</sup>C à la CMS pixel or anything else feasible), voltage regulators, reduced pad scheme
- Will be a small footprint MPW study
- $\blacktriangleright$   $\mathrm{MuPix10}$  envisioned to be the first chip to full spec







51/78

Bode plot of HDI in LTU technology:



Note: BER test showed no errors ( $<\!5.9\times10^{-13})$  at 2.5 GHz (double the speed we use)





Layout of HDI used for characterisation:



Note: DATA7 has a length of 18 cm, matching the longest trace on an outer layer module.











56 / 78









58 / 78































20







ToTtime Trigger Difference versus ToT








Jitter (EnPLL = 1, VPPump = 20 [dec])



Mart







3

77 / 78



Ð