FPGA-based hardware acceleration of machine learning algorithms for particle accelerators.

Low Level RF Workshop 2022

9-13 Oct 2022, Brugg-Windisch, Switzerland

10.10.2022

Submission #5

Gianluca Martino, Ahmad Al Zoubi, Julien Branlard, Holger Schlarb, Goerschwin Fey





Der Forschung | der Lehre | der Bildung




CDCS CENTER FOR DATA AND COMPUTING IN NATURAL SCIENCES

Applications

 Some of our current diagnostics are not suitable for future particle accelerators
 ↓

high beam intensity, very short pulses



Applications

 Some of our current diagnostics are not suitable for future particle accelerators
 ↓

high beam intensity, very short pulses

 The increasing precision and reliability requirements require new approaches to measuring the beam properties and monitoring the LLRF system. High-Fidelity Prediction of Megapixel Longitudinal Phase-Space Images of Electron Beams Using Encoder-Decoder Neural Networks

J. Zhu, Y. Chen, F. Brinker, W. Decking, S. Tomin, and H. Schlarb Phys. Rev. Applied **16**, 024005 – Published 3 August 2021

Open Access Article

Virtual Diagnostic Suite for Electron Beam Prediction and Control at FACET-II

by \bigcirc Claudio Emma ^{1,*,†} \boxtimes \bigcirc , \bigcirc Auralee Edelen ^{1,†} \boxtimes , \bigotimes Adi Hanuka ^{1,†} \boxtimes \bigcirc , \bigotimes Brendan O'Shea ^{1,†} \boxtimes and \bigotimes Alexander Scheinker ^{2,†} \boxtimes \bigcirc


- ¹ SLAC National Accelerator Laboratory, Menlo Park, CA 94025, USA
- ² Los Alamos National Laboratory, Los Alamos, NM 87545, USA
- * Author to whom correspondence should be addressed.
- [†] These authors contributed equally to this work.

Applications

 Some of our current diagnostics are not suitable for future particle accelerators
 ↓

high beam intensity, very short pulses

 The increasing precision and reliability requirements require new approaches to measuring the beam properties and monitoring the LLRF system.



Applications

 Some of our current diagnostics are not suitable for future particle accelerators
 ↓

high beam intensity, very short pulses

- The increasing precision and reliability requirements require new approaches to measuring the beam properties and monitoring the LLRF system.
- We would like to use the same algorithms in real-time applications.

Artificial Intelligence: the field that studies algorithms or entities that can mimic the intelligence of other living entities

> Machine Learning: algorithms that "learn" from data

> > Deep Learning: machine learning methods based on artificial neural networks

Applications

 Some of our current diagnostics are not suitable for future particle accelerators
 ↓

high beam intensity, very short pulses

- The increasing precision and reliability requirements require new approaches to measuring the beam properties and monitoring the LLRF system.
- We would like to use the same algorithms in real-time applications.

 \downarrow

 This requires the acceleration of machine learning algorithms. Artificial Intelligence: the field that studies algorithms or entities that can mimic the intelligence of other living entities

> Machine Learning: algorithms that "learn" from data

> > Deep Learning: machine learning methods based on artificial neural networks

Hardware accelerators


Field-programmable gate arrays

Field-programmable gate arrays (FPGAs) are composed of processing elements, i.e., configurable logic blocks (CLBs), connected by programmable interconnections (PIs).

Each element is programmable through SRAM cells controlling CMOS transistor gates.

Modern FPGAs include also:

- CPUs
- Digital Signal Processing (DSP) units
- Memory controllers
- Artificial Intelligence (AI) engines



Curtesy of L. Butkowski


High-Level Synthesis

Introduction

High-Level Synthesis (HLS) generates HDL code from a behavioral specification.

The HLS main steps are:

• The creation of a *control and data flow graph* (CDFG) requires parsing and identification of each functional unit



High-Level Synthesis

Introduction


High-Level Synthesis (HLS) generates HDL code from a behavioral specification.

Operations

Variables

The HLS main steps are:

- The creation of a *control and data flow graph* (CDFG) ٠ requires parsing and identification of each functional unit
- Resource identification and binding maps ٠ the resources available to the targeted FPGA to each element of the CDFG




High-Level Synthesis

Introduction

High-Level Synthesis (HLS) generates HDL code from a behavioral specification.

The HLS main steps are:

- The creation of a *control and data flow graph* (CDFG) requires parsing and identification of each functional unit
- Resource identification and binding maps the resources available to the targeted FPGA to each element of the CDFG
- The RTL generation creates HDL code that can be directly used in the target FPGA




Applications

Correctness of operations at both the system level and the machine level can be checked using anomaly detection.


Anomaly detection techniques include:

- Neural networks acceleration
 - Vitis AI [1], hls4ml
- Property-based anomaly detection
 - c-LTL runtime monitoring [2]
- Statistical anomaly detection
 - K-means, clustering, SVM, ...



 Ahmad Al-Zoubi, Gianluca Martino, Fin Bahnsen, Jun Zhu, Görschwin Fey, Holger Schlarb, CNN Implementation and Analysis on Xilinx Versal ACAP at European XFEL, In International System-On-Chip Conference (SOCC), Belfast, Northern Ireland, 2022.
 Gianluca Martino, Görschwin Fey, Runtime Monitoring of c-LTL Specifications on FPGAs using HLS, In International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Villasimius, Italy, 2022.

DPUs vs Spatial Accelerators




- Map each layer to HLS description
- Connect with FIFOs/streams
- Stay on-chip
 - Higher energy efficiency and bandwidth

Courtesy of Nhan Tran, Giuseppe Di Guglielmo, and Farah Fahim


[Applications and Techniques for Fast Machine Learning in Science, (2022)]

🗕 🛟 Fermilab




Using DPUs for modeling NNs

Vitis Al




Using DPUs for modeling NNs Vitis Al



[1] Ahmad Al-Zoubi, Gianluca Martino, Fin Bahnsen, Jun Zhu, Görschwin Fey, Holger Schlarb, CNN Implementation and Analysis on Xilinx Versal ACAP at European XFEL, In International System-On-Chip Conference (SOCC), Belfast, Northern Ireland, 2022.


hls4ml



[1] Duarte, J., Han, S., Harris, P., Jindariani, S., Kreinar, E., Kreis, B., Ngadiuba, J., Pierini, M., Rivera, R., Tran, N. and Wu, Z., 2018. Fast inference of deep neural networks in FPGAs for particle physics. *Journal of Instrumentation*, *13*(07), p.P07027.

hls4ml

hls4ml uses a set of configurable HLS implementations for each layer that composes a supported model.



hls4ml

hls4ml uses a set of configurable HLS implementations for each layer that composes a supported model.

The main characteristics are:

- Configurable reuse factor
- Configurable precision


```
config.yml
HLSConfig:
   Model:
    Precision: ap_fixed<16,6>
    ReuseFactor: 1
LayerType:
   Dense:
    Precision: ap_fixed<14,5>
```

hls4ml

hls4ml uses a set of configurable HLS implementations for each layer that composes a supported model.

The main characteristics are:

- Configurable reuse factor
- Configurable precision
- Support for pre-quantized networks (using QKeras)



c-LTL property checkers generation using HLS

Counting semantics for the Linear Temporal Logic (c-LTL) [1] properties express behaviors of a running system.

 $r \rightarrow F(g)$

• $\phi_1 \rightarrow \phi_2 : \phi_1 \text{ implies } \phi_2$


• **F** (ϕ) : ϕ will become true eventually (immediately or in the future)



[1] Bartocci, E., Bloem, R., Nickovic, D. and Röck, F., 2018, July. A counting semantics for monitoring LTL specifications over finite traces. In *International Conference on Computer Aided Verification* (pp. 547-564). Springer, Cham.


c-LTL property checkers generation using HLS

Counting semantics for the Linear Temporal Logic (c-LTL) properties express behaviors of a running system.




c-LTL property checkers generation using HLS

Counting semantics for the Linear Temporal Logic (c-LTL) properties express behaviors of a running system.



c-LTL property checkers generation using HLS

Counting semantics for the Linear Temporal Logic (c-LTL) properties express behaviors of a running system.



The generated monitors use the counting semantics to predict the next state.

 \downarrow

It is possible to raise early warnings about immediate future failures of the system.


c-LTL property checkers generation using HLS


The c-LTL framework [1] generates synthesizable C++ code starting from LTL properties.

 $r \rightarrow F g$

The creation of a c-LTL runtime monitor requires the following steps:

• The parsing tree generation step creates a structure for each c-LTL property





c-LTL property checkers generation using HLS

The c-LTL framework generates synthesizable C++ code starting from LTL properties.

The creation of a c-LTL runtime monitor requires the following steps:

- The parsing tree generation step creates a structure for each c-LTL property
- The structural hashing and sharing list creation step enables the sharing of common parts among different properties

F (r U g)

r

r **U** g


 $r \rightarrow Fg$

g

Fg

[1] Gianluca Martino, Görschwin Fey, Runtime Monitoring of c-LTL Specifications on FPGAs using HLS, In International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Villasimius, Italy, 2022.





c-LTL property checkers generation using HLS

The c-LTL framework generates synthesizable C++ code starting from LTL properties.

The creation of a c-LTL runtime monitor requires the following steps:


- The parsing tree generation step creates a structure for each c-LTL property
- The structural hashing and sharing list creation step enables the sharing of common parts among different properties


 $r \rightarrow Fg$

F (r **U** g)

• The monitor instantiation generates the optimized synthesizable C++ code

[1] Gianluca Martino, Görschwin Fey, Runtime Monitoring of c-LTL Specifications on FPGAs using HLS, In International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Villasimius, Italy, 2022.





Conclusion

Current and future work


• There is a strong push for the acceleration of machine-learning algorithms \downarrow

Today it is possible to automate the conversion from software to hardware implementation

- Results show good accuracy despite quantization
- Acceleration of machine learning algorithms NOT based on neural networks requires additional research effort \downarrow

Thanks to HLS, it is simpler to generate generic synthesizable code


- Next steps:
 - Evaluation of **real-time monitoring** schemes based on HLS implementations
 - Framework for the **drop-in** replacement of standard **anomaly detection libraries**



Thanks for your attention!

Gianluca Martino, Ahmad Al Zoubi, Julien Branlard, Holger Schlarb, Goerschwin Fey

Gianluca Martino MSK, DESY gianluca.martino@desy.de +49 (0)40 8998 1718





DASHH.

CDCS CENTER FOR DATA AND COMPUTING IN NATURAL SCIENCES