

First name and name Author :: Function :: Paul Scherrer Institute

- From discussions at PIXEL2022: TSMC is trying to push designs away from 65 nm and people start questioning the long-medium term availability of this technology.

The TSMC 28nm technology is the most performant planar mainstream solution that evolved through the years due to constant enhancements in the manufacturing process.
It supports a wide range of applications, including CPUs, GPUs, high-speed networking chips, smart phones, APs, tablets, home entertainment, consumer electronics, automotive and loT.
It mainly uses High-k Metal Gate (HKMG) gate-last technology. Compared to the gate-first technology, the gate-last offering provides more advantages, including lower leakage current and better chip performance.

Shrink technology: YES
Core voltage: 0.9 V
I/O voltage: 1.8 V
Shallow Trench Isolation (STI)
Wells: Retrograde twin well for low well
sheet resistance and better latch-up
behavior.
Triple well, Deep N-Well in option Dual Gate Oxide
Technology characteristics

Vt options: ulvt, lvt, svt, hvt, uhvt, ehvt
5V HVMOS
HighRes resistors
Temperature range: -40 C to 125 C
\# of metals: 5 to $10 \mathrm{Cu}+$ ALRDL
Interconnect dielectric: ELK
Top metal: $8.5 \mathrm{KA}, 11.5 \mathrm{KA}, 35 \mathrm{KA}$
CMP on STI, contact, via and passivation
MoM capacitor
Passivation: dual layers

| Options that need special attention | SRAM Cell Vt's: maximum of 4 VT types in one design. |
| :---: | :---: |
| Wafer size | 12 inch |
| Deliverables | 100 dies, no wafer |
| Design tools | PDK: TSMC iPDK |
| Simulation tools | HSPICE, Eldo, Spectre |
| Verification tools DRC | Cadence, Siemens EDA, Synopsys |
| Verification tools LVS | Cadence, Siemens EDA, Synopsys |
| Parasitic extraction tools | Cadence, Siemens EDA, Synopsys |
| P\&R tools | Cadence, Siemens EDA, Synopsys |
| Foundry IP | 12-track / 9-track / 7-track core cell libraries, multi-vt's $0.9 \mathrm{~V} / 1.8 \mathrm{~V}$ hybrid staggered (fail-safe digital and regular analog) I/O library SRAM compilers by TSMC , ARM, Synopsys |
| MPW block size | $6 \mathrm{~mm}^{2}$ (on silicon) |
| Mini@sic characteristics | Supported <br> Min area: $1 \mathrm{~mm}^{2}$ (post-shrink) mini@sic Technology options |

- Lower metal layers: $0.45 \Omega / \square$
(UMC110: $\mathrm{M} 1=0.17 \Omega / \square ; \mathrm{M} 2=0.13 \Omega / \square)$
- fT above 300 GHz


## Recommended 28 nm mini@sic options

| Metal Scheme | 9M_5XIYIZIU UT-ALRDL |
| :---: | :---: |
| Flip-Chip/bumping | Not supported in the common flow. Please contact eptsmc@imec.be. |
| Allowed devices | (I) ultra low $\mathrm{Vt}_{t}=\left\{V T U L \_N\right.$ ORVTUL_P $\}$ <br> (2) low $\mathrm{Vt}=\left\{\mathrm{VTL} \_\mathrm{N}\right.$ ORVTL_P $\}$ <br> (3) highVt \{VTH_N ORVTH_P) <br> (4) ultra high Vt $=\{$ UHVT_N OR UHVT_P $\}$ <br> Standard devices are by default allowed <br> Contact eptsmc@imec.be if otherVt's are needed. |
| SRAM/ ULL SRAM | Not supported in the common flow. Please contact eptsmc@imec.be. |
| AP thickness | 28kA |
| Backlapping thickness | 11 mils |
| Important note: <br> Always use the T-N28-CR-SP-029 (mmWave ULL) PDK with flavor RF HPC+ 0.9/I.8V. <br> Sub-dicing of multiple sub-chips is not possible. |  |

## paul scherrer institut <br> Restrictive Design Rules

- Starting from the 28 nm technological node, the design rules are becoming much more complex in terms of device usage, density requirements and physical design limits.
- Poly and metal density must be kept very uniform across the die in order to fabricate the minimum channel length devices in a reliable way.
- Beside limits on the minimum and maximum poly density, there are also rules for the maximum poly area per device finger: large area devices must be fragmented
- Gate orientation of all the devices must be uniform across the whole wafer, circuits rotation is strictly prohibited.
- Maximum transistor gate area, maximum transistor width $W$ and length L:in 28 nm the maximum W and L for a single device finger are $3 \mu \mathrm{~m}$ and $1 \mu \mathrm{~m}$, respectively.


## paul scherrer institut <br>  <br> Radiation Hardness

- Enclosed-layout devices not possible
- Circuital approaches more challenging (and not always enough)
- Ultra-scaled technologies, and especially the 28 nm , results to be more radiation resistant than the others
- radiation damage is proportional to gate oxide volume
- gate dielectric has been replaced with high-k materials


#  

mini@sic:

- HPC: 1 run/year
- HPC+: 3 runs/year

MPW:

- HPC/HPC+: 12 runs/year


## CERN support





## RadTol Analog IP blocks library

## Fundamental IP blocks－responsible ASIC Support Service

## RADIATION TOLERANT ESD PROTECTIONS

2 Outsourced to SOFICS by the CERN ASIC Support
盯畕 Design completed．Submitted in Jan 2022 for radiation characterization．
（c）https：／／asic－support－28．web．cern．ch／docs2／slvs＿tx＿rx

## RADIATION TOLERANT CMOS IO PAD

2 outsourced to SOFICS by the CERN ASIC Support
苗 In progress．Radiation characterization will follow．
（c）https：／／asic－support－28．web．cern．ch／docs2／slvs＿tx＿rx

## SRAM MEMORIES

2 Compilers purchased from the Foundry by the CERN ASIC Support
\＆We can distribute precompiled memory upon request
榃 Submitted in Jan 2022．Radiation characterization completed．

## EFUSES

2 IP block purchased from the Foundry by the CERN ASIC Support
谓 Radiation characterization will follow．
（c）https：／／asic－support－28．web．cern．ch／docs2／slvs＿tx＿rx

- K. Kloukinas:
«A full maskset with all technology options and maximum metal stack (9 metals) is $\mathbf{1 . 2}$ million USD».
As a reference:
110nm UMC: 150,000 USD
65nm TSMC: 500,000 USD

MPW are on the contrary rather cheap, I don't have a number but I think $\sim 40,000$ for the minimum size. MiniAsics are possible.

- We should receive the NDA to sign vwery soon (today?)
- It should go much quicker than with 65 nm :

