



Timing in CMS



- HL-LHC : 140 – 200 simultaneous collisions
- collision region 4 cm
2 and more collisions per mm
- difficult to do disentangle, especially for forward tracks

- CMS plans to exploit the fact that collisions are spread in time, too
- barrel + endcap timing detectors in 'Phase 2' (2030)
- resolution 30 ps–50 ps

CMS inner tracker




- CMS 'Phase 2' timing covers region up to $\eta = 3$ (BTL: LYSO + SiPM, ETL LGAD pads)
- possible extension to $\eta = 4$ in 'Phase 3': replacing 1 or 2 TEPX pixel disks with LGAD pixels

LGAD

2

- Low Gain Avalanche Detector (LGAD)
- Solid state diode:
 - Very thin active thickness $\sim 40 \mu\text{m}$.
 - Gain layer provides gain ~ 10 .
 - Time resolution for 1 MIP $\sim 10\text{-}30 \text{ ps}$.




*Cartoon adapted from Ferrero, M., Arcidiacono, R., Mandurrino, M., Solo, V., Cartiglia, N., 2021. An Introduction to Ultra-Fast Silicon Detectors: Design, Tests, and Performances. CRC Press. <https://doi.org/10.1201/9781003131946>

25 Feb 2022 M. Senger (UZH) - Phase-3 upgrade meeting


caveats : radiation hardness, dead region between pixels



TI-LGAD prototypes




Inter-pixel distance
(IPD)



- Inter-pixel distance between 2 and 15µm
Inter-pixel distance 5-20 times narrower than in LGADs with JTE and p-stop (Fill-Factor improvement)



noise contributions : electronics noise




Fast integration

$$\sigma_t = \frac{\sigma_V}{dV/dt} \cong \frac{t_{rise}}{\text{Signal/Noise}} \cong \frac{ENC}{I_{md}}$$

- fast amplifier, rise-time \sim charge collection time
- LGAD gain $\mathcal{O}(10)$ improves S/N
unfortunately this gain drops after irradiation
- other electronic noise sources : clock jitter, TDC binning

noise contributions : sensor noise

- uniform fields for position independent collection time (parallel plate geometry)
- remaining : arrival time distribution of electrons ('Landau noise')




- e.g. 30 ps for 50 μm LGAD, 200 V
electronics noise must not deteriorate this significantly
- leakage current shot noise probably small (small pixels, cold)

boundary conditions

Hit rate and occupancy


| part | hits / roc | hits/cm ² | occupancy (100 x25) | occupancy (100 x100) |
|--------|------------|----------------------|---------------------|----------------------|
| ring 1 | 46 | 13 | 3.19E-04 | 1.27E-03 |
| ring 2 | 27 | 7.3 | 1.87E-04 | 7.48E-04 |
| ring 3 | 20 | 5.5 | 1.39E-04 | 5.54E-04 |
| ring 4 | 15 | 4.2 | 1.04E-04 | 4.16E-04 |
| ring 5 | 13 | 3.6 | 9.01E-05 | 3.60E-04 |



- TEPX pixel size $50\ \mu\text{m} \times 50\ \mu\text{m}$, maybe $100\ \mu\text{m} \times 100\ \mu\text{m}$
- fluence : $< 3 \times 10^{15} n_{\text{eq}}\text{cm}^{-2}$, 100 Mrad (innermost part)
- LHC 40 MHz beam structure
- pixel rates up to $500\ \text{MHz cm}^{-2}$
- triggered readout (up to 1 MHz trigger rate, μs latency)

power budget

- CROC : $\sim 1 \text{ W cm}^{-2}$ (incl. Shunt LDO),
50% analog
small increase may be acceptable, but not a large factor
- TimePix4 (65 nm) 0.4 W cm^{-2} analog,
56 ps rms at 10 ke signal
- LHCb/picopix (28 nm) goal 20 ps
power estimate $\sim 1 \text{ W cm}^{-2}$



R. Ballbriga, Fundamental limits to noise and time resolution in highly segmented hybrid pixel detectors: lessons learnt on the Timepix4 design [publication in preparation]

compatibility with TEPX

- large modules/chips preferred
(TEPX $4\text{ cm} \times 4\text{ cm}$ sensor , 4 chips)
CERN/LHCb goes for much smaller chips
- power budget (cooling capacity may be limited, tbd)
- serial powering, up to 10 modules
- control 160 MHz LVDS
- readout 1.28 GHz LVDS
configurable data-merging

65 nm

- + proven technology, easy access
- + re-use parts of the Phase 2 ASIC?
 - lack of interest, community moving to 28 nm
 - can we achieve significantly better timing than Timepix4 with comparable power budget using the same technology?
 - CROC pixel already 100% full, larger pixel size

28 nm

- no experience yet, cost?
- + possible to keep the pixel size
- + better chance to stay within the power budget
- + 'active' technology in HEP
- + synergies with CERN/LHCb

next steps

- get the design kit
- improve understanding of constraints and limitations
- readout chip for sensor tests (soon)
- sketch a system design for a full chip
- cross our fingers that this turns into an official project

