Hardware progress from BNL

Vladimir Tishchenko

PIONEER collaboration meeting October 16-18, 2023, Seattle, WA

Contents

- Small sensor prototype development and production for ATAR
- Frontend electronics development prospects
- Characterization of VMM chip Siddhant Mehrotra

Small sensor prototype fabrication

- 2yrs LDRD awarded in 2022, second year started October 1st, 2023
- Wafers ordering July 2022
- Dicing and characterization started September 2023
- Goal: produce small prototypes of 120-um-thick LGAD sensors for PIONEER. Prove their handling with standard clean-room tools at BNL. Take characterization measurements with the sensors.

Back: p+ DC-coupled strips 4 lithographies and 1 implant: p+ implant, contacts, passivation opening

n-side: 6 lithographies and 3implants: deep n+ implant (or Junction Termination Edge, JTE), resistive implant (AC-LGAD devices), gain layer (AC-LGAD devices), contacts, metal and passivation opening.

Resistive layer dose: 1, 1.5, 2 x 10^{13} cm⁻² on different wafers

Layout of the wafers

Gabriele Giacomini

5x3" wafer: 120um thick (one-sided device); update: damaged 2 wafers during mfg. 3x4" wafer: 200um thick

Using same mask set for 3" and 4" wafers to minimize the total cost.

200 um sensors – dicing one 4" wafer

200 um sensors – basic checkup setup

200 um sensors characterization – in progress

Single channel devices from one 200um-thick wafer, not passivated.

(max PS voltage)

sensor V-I characterization

- sensors started.
- Provided several sensors to UCSC for independent characterization. More sensors requested, will be provided soon.
- The analysis of the observed features is in progress.
- Sensors from other wafers will be tested soon.

Development of frontend ASICs at BNL

Prashansa Mukim, LIDINE 2023

1400 $+$ RT 1219 $+1N$ 1200 937 1000 $ENC / (e-)$ 759 800 714 622 556 600 508 498 400 200 $Cd = 150pF$ $^{0+}_{0.0}$ 0.5 2.0 2.5 3.5 1.0 1.5 3.0 peaking time / (μs)

Design currently being translated to 65 nm CMOS. Opportunity for PIONEER for frontend chip design Customization for shorter shaping times (~20 ns, Cd.~20 pF).

All three ASICS (FE+ADC+serializer) share same FrontEnd MotherBoard PCB.

LArASIC $180 \rightarrow 65$ nm translation status

Prashansa Mukim, LIDINE 2023

- Charge amplifiers use current-mirror based adaptive continuous reset
- A1 and A2 are 3-stage amplifiers (> 100 dB gain)
- Input stage transistor for A1 implemented using thick oxide (2.5V) devices in 65 nm to limit leakage current and associated shot noise. Input stage transistor sized to have Cg~40 pF, optimal choice for minimizing noise with Cd~150 pF with given power budget.
- Pole zero cancellation ensures fast current pulse and prevents baseline drift.
- Implemented shaper is 5th order semi-gaussian filter with complex conjugate poles.
- (Nearly) equal rise and fall times maximize the output signal and amplitude for a given pulse duration

time (us)

 3.0

 2.0

 1.0

 $\sum_{>1.0}$

LArASIC $180 \rightarrow 65$ nm translation status

Prashansa Mukim, LIDINE 2023

VMM3a – Why?

- Prototype ATAR readout for PIN
- Low noise
	- DDF architecture \sim low C_{in}
- Fast shaping time (25 ns)
	- Cannot separate peaks within 5 ns but enough for first try
	- T_0 timing resolution of 0.4 ns can be achieved
- Immediate shortcomings
	- 10-bit ADC w/7.5 ENOB
		- Limt dynamic range
- Measurement capabilities
	- Even with ENOB can reach 20 MIP
	- Higher if require less S/N

De Geronimo. (2022). The vmm3a asic. *IEEE Transactions on Nuclear Science*, *69*(4), 976-985.

VMM3a –ATLAS ASIC

- 64 front end channels
- 3 stage low noise charge amp
	- Programmable input polarity
	- Test capacitor
- 3rd order shaper
	- Delayed Dissipative Feedback
- Mixed Signal Output
	- Discrimination
		- 20 mV hysteresis
	- PDO, TDO

Characterization – Linearity

- Measured output of pulser DAC directly
- Fitted output against configured DAC input
	- **0.75 mV/DAC step**
	- Use to test gain accuracy
- Expected Dynamic Range ~180
	- ENOB: $\sim 7.5 \rightarrow 2^{7.5}$
- **Measured Dynamic Range ~205 (46 dB)**

Characterization – Gain Accuracy

- Compared direct DAC output with shaped waveforms to test listed gain accuracy
- Adjustable C_{in} (300, 3000 fF)

Characterization – Noise

- ENC Measurement via noise signal RMS
- Interested in relationship with Gain at different Peaking Times

 $ENC =$

 V_{rms}

Gain

Characterization – Noise

- Disagreement with expected performance \rightarrow lowest noise observed \sim 750 electrons (gain 16)
- Attributed to:
	- Additional capacitances in this board vs ideal chip setup
	- Power/Grounding noise sources (George)

Key Takeaways

- Currently unable to demonstrate all listed performance levels
	- Need to understand ENC issue better
- Process provides framework for future electronics characterization
- Standardize the characterization of all (current and future) proposed electronics for ATAR
	- ENC relationship with configurable settings (Gain, Peaking Time)
	- Dynamic Range, Linearity, etc.
	- Accuracy of configurable settings

Characterization – Dynamic Range

- Compared known input with measured output of ADC
- Maximum measurable signal ~977 mV

- Expected Dynamic Range ~180
	- ENOB: \sim 7.5 -> 2^{7.5}
- **Measured Dynamic Range ~205 (46 dB)**

PDO & TDO

- PDO Peak Detector Output
- TDO Timing Detector Output
	- Time to Amplitude Converter (TAC)
	- Voltage ramp at threshold or peak and stops at cycle of Bunch Crossing Clock (CKBC)

Characterization – Pulse Shaping

- Mild vs Strong Bipolar shape
- Configurable via global bits

Noise Cleaning

- Noise waveform measurements via Wavepro 7000 scope
	- Sampling frequency: 5 GHz
	- 5000 ns measurement
- Noise waveforms obtained by moving scope selection to time stamps far after test pulser signal
	- Baseline removed for each signal (~160 mV)
	- Low pass filter applied (cutoff freq: $5e^6$ Hz)
- Concatenated numerous noise signals

Calculating RMS voltage and ENC

- To calculate ENC we computed RMS of noise first and divided by gain (mV/fC)
- For RMS of voltage we used 2 methods
	- Initially just using normal RMS formula but large spikes (most likely external noise sources) skewed the result
	- Second method allows for removal of outlier voltages

Method 1: RMS formula

• Concatenate squared amplitude of signals and take square root of mean

20

15

10

5

 -5

 -10

Signal (mV)

Gain 3.0 mV/fC, Peak Time: 25.0 ns

Method 2: Use 50+/-32% of voltage distribution

- $a 18\%$
- $b 50\%$
- $c 82%$