



# Monolithic Radiation Image Detectors with SOI technology


July. 6, 2011

iWoRID@Zurich

Yasuo Arai, KEK

yasuo.arai@kek.jp


<http://rd.kek.jp/project/soi/>




© Rey. Hori

# OUTLINE

- Introduction
- Developed Techniques
- Test Results of SOI Detectors
- Summary




# Bulk CMOS vs. SOI CMOS



In SOI, Each Device is completely isolated by Oxide.

- Low Parasitic Capacitance. Low Power & High Speed.
- No Latch Up. Good Isolation between circuit.
- Operate in wide temperature range (4K-570K(300° C)).


## SOI is Immune to Single Event Effect



Thus, the SOI devices are often used for satellite.

# Features of the SOI Pixel Detector

- Bonded wafer : High Resistivity (Sensor) + Low R (CMOS) .
- Truly Monolithic Detector (-> **High Density, Low material**).
- Standard CMOS circuit can be implemented.
- No mechanical bump bonding (-> **High yield, Low cost**).
- Small capacitance of the sense node ( **$\sim 10\text{fF}$** )
- Based on Industrial standard technology (-> **Cost benefit and Scalability**)
- ...



## OKI semi 0.2 $\mu\text{m}$ FD-SOI Pixel Process

Process	0.2 $\mu\text{m}$ Low-Leakage Fully-Depleted SOI CMOS 1 Poly, 5 Metal layers. MIM Capacitor (1.5 fF/ $\mu\text{m}^2$ ), DMOS Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer	Diameter: 200 mm $\phi$ , 720 $\mu\text{m}$ thick Top Si : Cz, $\sim 18 \Omega\text{-cm}$ , p-type, $\sim 40 \text{ nm}$ thick Buried Oxide: 200 nm thick Handle wafer: Cz (n) $\sim 700 \Omega\text{-cm}$ , FZ(n) $\sim 7\text{k} \Omega\text{-cm}$ , FZ(p) $\sim 40 \text{ k} \Omega\text{-cm}$
Backside process	Mechanical Grind, Chemical Etching, Back side Implant, Laser Annealing and Al plating



# MPW (Multi Project Wafer) run

We are operating MPW runs Twice / year.  
(Next MPW run is Oct. 3<sup>rd</sup>.)

Louvain-la-Neuve Univ.

U. of Hawaii

Riken

INP Krakow

FNAL

FNAL

IHEP China

LBNL

LBNL

U. Heidelberg

U. Tohoku

CNTPIX4

INTPIX  
3C

CNTPIX5

Kyoto Univ.

JAXA/ISAS

INTPIX4

AIST

3D\_L

KEK  
KEK  
MPI

KEK  
JAXA


Krakow

3D\_U

KEK  
KEK

Tsukuba Univ.

# Developed Techniques






# Issues in SOI Pixel

Sensor and Electronics are located very near. This cause ..

Back Gate

Hole Trapping


Cross Talk



We need another electrode under the transistors.


## Buried p-Well (BPW)

### Substrate Implantation



- Cut Top Si and BOX
- High Dose

### BPW Implantation




- Keep Top Si not affected
- Low Dose

- Suppress the **Back Gate Effect**.
- Shrink pixel size without losing sensitive area.
- Increase break down voltage with low dose region.
- Less electric field in the BOX which improve radiation hardness.


# $I_d$ - $V_g$ and BPW

w/o BPW

NMOS




with BPW=0V



Back gate effect is suppressed by the BPW.


## Nested BNW/BPW Structure



- Signal is collected with the deep Buried P-well.
- Back gate and **Cross Talk** are shielded with the Buried N-well.



## Double SOI Layer wafer



additional  
conduction layer


Shield sensors  
from circuit

In addition to the shielding between sensor and electronics,

- \* oxide trapped hole can be compensated
- \* able to control Tr threshold voltage block by block
- \* additional components such as diode, resistors can be implemented.


Wafer is ready.  
Process study is in progress.

断面TEM写真 (CMP)




## FZ(p and n) SOI Wafer

It was difficult to process 8" FZ-SOI wafer in CMOS process.



We optimized the process parameters, and succeeded to perform the process without creating many slips.

# Wafer type and Leakage Current




# SOI Detectors








# Data Acquisition Board

- SoI EvAluation BoArd with Sitcp (SEABAS)
- A FPGA controls the S0I Pixel chip
- Directly transferred to Ethernet



# Integration Type Pixel (INTPIX)




Size : 14 μm x 14 μm  
with CDS circuit




# Integration Type Pixel (INTPIX4)

Largest Chip so far.




17x17  $\mu\text{m}$ , 512x832 (~430k) pixels, 13 Analog Out, CDS circuit in each pixel.



# Spatial Resolution (Contrast Transfer Function)

- Comparison of contrasts with commercial X-ray devices.
  - SOI Pixel : INTPIX4, Flat Panel Sensor (FPS), CCD, and Imaging Plate (IP)





## INTPIX4

Pixel Size : 17  $\mu\text{m}$   $\times$  17  $\mu\text{m}$

No. of Pixel : 512  $\times$  832 (= 425,984)


Chip Size : 10.3 mm  $\times$  15.5 mm

Vsensor=200V, 250us Int.  $\times$  500

X-ray Tube : Mo, 20kV, 5mA



Fine resolution & High Contrast




X-ray Image of a small dried sardine taken by a INTPIX4 sensor (3 images are combined).

(A. Takeda)

# XRPIX1

◎ XRPIX1-CZ Correlated Multi Sampling 試験 2011/02/10@-50°C,100Vb

◎ 39D (ST&BT Type) Single Pixel (25,25) Spectrum (Target: Cu + Mo)



Cu  $K\alpha$  and  $K\beta$  is separated  
 Noise  $\sim 23e^-$   
 @-50°C

(Kyoto Univ.)

## 4. Summary

- SOI technology has many good features; low power, large range of operating temperature, low single event effect, vertical integration, ...
- SOI Pixel process becomes more stable and practical to use. Most of the technical problems are solved.
- We have ~twice/year regular MPW runs with increasing no. of users (Next MPW run is Oct. 3<sup>rd</sup>).
- Many pixel sensors are working and showing good performance.
- We welcome new users to the SOI pixel process.