



Monolithic Radiation Image Detectors with SOI technology

July. 6, 2011 iWoRID@Zurich Yasuo Arai, KEK yasuo.arai@kek.jp http://rd.kek.jp/project/soi/




OUTLINE

- Introduction
- •Developed Techniques
- •Test Results of SOI Detectors
- •Summary




Bulk CMOS vs. SOI CMOS



In SOI, Each Device is completely isolated by Oxide.

- Low Parasitic Capacitance. Low Power & High Speed.
- No Latch Up. Good Isolation between circuit.
- Operate in wide temperature range (4K-570K(300°C)).


SOI is Immune to Single Event Effect



Thus, the SOI devices are often used for satellite.


Features of the SOI Pixel Detector

- Bonded wafer : High Resistivity (Sensor) + Low R (CMOS) .
- Truly Monolithic Detector (-> High Density, Low material).
- Standard CMOS circuit can be implemented.
- No mechanical bump bonding (-> High yield, Low cost).
- Small capacitance of the sense node (~10fF)
- Based on Industrial standard technology (-> Cost benefit and Scalability)




$\underline{\textbf{OKI semi 0.2 } \mu \textbf{m FD-SOI Pixel Process}}$

Process	0.2µm Low-Leakage Fully-Depleted SOI CMOS 1 Poly, 5 Metal layers. MIM Capacitor (1.5 fF/um ²), DMOS Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer	Diameter: 200 mmφ, 720 μm thick Top Si : Cz, ~18 Ω-cm, p-type, ~40 nm thick Buried Oxide: 200 nm thick Handle wafer: Cz (n) ~700 Ω-cm, FZ(n) ~7k Ω-cm, FZ(p) ~40 k Ω-cm
Backside process	Mechanical Grind, Chemical Etching, Back side Implant, Laser Annealing and Al plating




Developed Techniques




Isuues in SOI Pixel


Sensor and Electronics are located very near. This cause ...



We need another electrode under the transistors.




- Suppress the Back Gate Effect.
- Shrink pixel size without loosing sensitive area.
- Increase break down voltage with low dose region.
- Less electric field in the BOX which improve radiation hardness.




Back gate effect is suppressed by the BPW.

Nested BNW/BPW Structure




- Signal is collected with the deep Buried P-well.
- Back gate and Cross Talk are shielded with the Buried N-well.

FEE2011 G. Deptuch (Fermilab)




FZ(p and n) SOI Wafer

It was difficult to process 8" FZ-SOI wafer in CMOS process.



We optimized the process parameters, and succeeded to perform the process without creating many slips.

Wafer type and Leakage Current




SOI Detectors




Data Acquisition Board


- Soi EvAluation BoArd with Sitcp(SEABAS)
- A FPGA controls the SOI Pixel chip
- Directly transferred to Ethernet




Integration Type Pixel (INTPIX)



+Vdet






Size : 14 μm x 14 μm with CDS circuit

Integration Type Pixel (INTPIX4)


Largest Chip so far.



20

Spatial Resolution (Contrast Transfer Function)

- Comparison of contrasts with commercial X-ray devices.
 - SOI Pixel : INTPIX4, Flat Panel Sensor (FPS), CCD, and Imaging Plate (IP)



INTPIX4

Pixel Size : 17 um x 17 um No. of Pixel : 512 x 832 (= 425,984) Chip Size : 10.3 mm x 15.5 mm Vsensor=200V, 250us Int. x 500 X-ray Tube : Mo, 20kV, 5mA


ուսուսուսուսուսուսությունը հայուսարան

Fine resolution & High Contrast

5mm X-ray Image of a small dried sardine taken by a INTPIX4 sensor (3 images are combined). (A. Takeda)

XRPIX1

◎ XRPIXI-CZ Correlated Multi Sampling 試験 2011/02/10@-50℃,100Vb ◎ 39D (ST&BT Type) Single Pixel (25,25) Spectrum (Target: Cu + Mo)





- SOI technology has many good features; low power, large range of operating temperature, low single event effect, vertical integration, ...
- SOI Pixel process becomes more stable and practical to use. Most of the technical problems are solved.
- We have ~twice/year regular MPW runs with increasing no. of users (Next MPW run is Oct. 3rd).
- Many pixel sensors are working and showing good performance.
- We welcome new users to the SOI pixel process.