

CMS Pixel Phase I Upgrade: System Test at UZH

Jennifer Ngadiuba



Physik-Institut

Joint PhD Seminar 26-27 August, 2015 PSI

The CMS Detector at LHC





The CMS Pixel Detector



- Sensors technology:
 - n+ implants on n doped silicon bulk
 - pixel size : 100x150 µm²
- A Readout Chip (ROC) serves an array of 52x80 pixels
 - each pixel is soldered to the ROC through "bump" bonding





- High hit resolution ~ 10 µm
- High tracking efficiency
- High track impact parameter resolution and precise vertex reconstruction
 - separation of primary vertex from pileup vertices
 - efficient tagging of long-lived particles through secondary vertices
- Provides seeds for track finding

CMS pixels & LHC schedule







CMS pixels & LHC schedule





High luminosity \rightarrow high track density , trigger rates and pileup



Need for a replacement to maintain the current level of performance under high luminosity conditions!

→ CMS Pixel Phase I Upgrade

CMS Pixel Phase I Upgrade

- New digital Readout Chip
 - faster digital readout (40MHz \rightarrow 400Mbit/s) for high rates
 - increased buffer size
 - reduced dead time \rightarrow reduced data loss
- One additional layer
 - 3 \rightarrow 4 barrel layers , 2x2 \rightarrow 2x3 endcap disks
 - robust vertexing at large pileup and improved track seeding
- Shift electronic boards to high |η| + lightweight mechanics and CO2 cooling
 - less multiple scattering and photon conversion due to material in the fiducial tracking volume
 - improved impact parameter resolution







Upgrade system: service cylinders



- Service cylinders house power, readout electronics with optical converters and cooling lines
- UZH responsibilities for BPix service cylinder:
 - design and build mechanical structure and cooling lines
 - test and integrate final components and integration of the complete system (4 supply tubes)
- Currently we have integrated all the components of one sector on a table-top system
 - test each components in view of final production
 - develop test and procedures to be used during assembly of the final system



BPix service cylinder

J. Ngadiuba

: :

Table-top system including all components of one BPix sector

3

0

6 6 6

0

Table-top system including all components of one BPix sector

3

3

3

3

3

- FrontEnd Controller (FEC) sends optical signals to program the TBM and the ROCs on the modules
 FrontEnd Driver (FED) which receives the optical data read out from the modules
- TTC board to generate trigger and clock

VME crate

Table-top system including all components of one BPix sector

0

Central Control Units

One per each sector (8 sectors per half-shell)
Sends electrical signals to program the electronic boards of the sector

3

3

3

3

3

Table-top system including all components of one BPix sector

3

3

3

ð

3

0

DC-DC converters

* *



• Distribute power to the modules



Adapter and connector boards with two modules



Module programming (I)





Module programming (II)



clock, trigger and programming signals transmission:



Table-top system including all components of one BPix sector

3

3

3

3

Readout optical links



POHs

Mother board equipped with Pixel Optohybrids (POHs)
Each POH receives readout signals from the modules and convert them to optical signals to be sent to the FED

Optical readout



- Pixel Optohybrid (POH) converts the module digital output signal to optical signals through laser diodes
- Each POH equipped with 4 lasers (channels) each connected to an optical fiber
- The laser gain and bias settings have to be initialized to proper values to optimize the quality of the module readout signal



POH equipped with laser diodes



Module readout signal



WDCCC XXXIII

- If trigger is not sent to the module \rightarrow 40 MHz idle pattern
- If trigger arrives to the module \rightarrow 400Mbit/s digital output signal
 - TBM header + 16 ROC headers + TBM trailer



Optical signal quality (I)



- The optical signal quality is analyzed sampling the 400Mbit/s digital signal for each trigger at a defined trigger rate
- The negative (zeros) and positive (ones) states are overlaid producing an "eye diagram"
 - ideally the diagram would look like rectangular boxes
 - in reality the signals are not perfectly squared and the transitions do not lay perfectly on top of each other
- The eye width gives information about the jitter
- The jitter represents the deviation from true periodicity due to misalignment of rise and fall edges
- The eye opening gives information about additional source of noise in the signal amplitude



Optical signal quality (II)





Conclusions



- Current CMS Pixel Detector will be replaced by Phase I pixel system during extended LHC winter shutdown 2016/2017
- Prototypes of all final components of the BPix service cylinders are available and are currently tested at the University of Zurich
- Described the system test setup at UZH and presented some of the results
- Many other tests have been performed with the goal of giving a final word before the full production
 - tested also mechanical aspects of the system
 - found problems in the logic of electronic boards which will need modifications or adjustments
- Now focusing on the development of automatic procedures in view of the assembly of the final system





Backup Slides

Slow control



- CCU ring with 8+1 CCUs (Aachen) connected to TrackerFEC through 2 DOHs
 - successfully tested: FEC-CCU ring architecture, redundancy scheme, I²C communication to DOHs, functionality and control of DCDC converters
- One CCU connected to POH MB
 - measured slow I²C signal quality on different POH connectors
 - successfully tested slow I²C speed and POHs programming
- DOH MB mounted on POH MB and equipped with two DOHs (L12 and L34) connected to pxFEC
- Successfully tested DOHs, Delay25 and PLL chips programming through slow I²C

* DCDC converters → Deborah's talk



Module programming (II)





Module programming (III)



Measured clock, trigger and SDA on the module HDI test pad

- Verified module programming (changes in analog current with Vana)
- Only tested few connectors for L12 and L3 connector boards





Module readout (I)

- Verified readout chain injecting random data with Digital Test Board directly into POH MB and into connector boards
- verified complete connector to POH channel mapping for all 4 layers
 - module assignment in the readout does not match the I²C addressing
- transmitted signal not visible for some of the connectors on L4 connector board → still need to investigate
- Plans to use this setup to measure the quality of the transmission line (eye diagrams)

J. Ngadiuba

РОН	module readout	i2c addressing	РОН	module readout	i2c addressing
1	L1	0x11	8	L4	0x13
2	L2		9	L1	
3	L4		10	L3	
4	L1		11	L4	
5	L4		12	L2	
6	L2		13	L3	
7	L2		14	L3	



