The Mu3e Data **Acquisition System**

Niklaus Berger¹⁾ for the Mu3e Collaboration²⁾

¹⁾ PRISMA+ Cluster of Excellence and Institute of Nuclear Physics, JGU Mainz ²⁾ Paul Scherrer Institute (PSI), Uni Bristol, Uni Geneva, Uni Heidelberg, KIT Karlsruhe, Uni Liverpool, UCL London, JGU Mainz, Uni Oxford, ETH Zürich, Uni Zürich

1T magnetic field Helium atmosphere for cooling and minimal multiple scattering

> Long tube design: detect particles recurling in the field to improve momentum resolution

The Mu3e Experiment at PSI is designed to search for the lepton-flavour violating decay of a positive muon to two positrons and an electron with an ultimate sensitivity of one in 10¹⁶ muon decays. The detector is 0 based on ultra-thin high-voltage monolithic active pixel sensors combined with scintillating fibres and tiles for precise timing measurement. Already in the first phase of data taking with up to 10⁸ muon stops/s, the detector will produce about 60 Gbit/s of raw data. We present the Mu3e data acquisition system, which transports these data out of the detector, time-sorts them and searches for interesting signatures by performing a full track and vertex reconstruction using graphics processing units (GPUs).

• Search for Lepton Flavour Violation in the decay $\mu \rightarrow eee$ • Standard Model BF < 10⁻⁵⁴: Observation clear sign of

2 new physics

M

Mu

- Current limit: BF < 10⁻¹²; SINDRUM, 1988
- Mu3e Phase I: Aimining for O(10⁻¹⁵) sensitivity at the X exsiting π E5 beamline: 10⁸ µ/s
- Mu3e Phase II: Aimining for O(10⁻¹⁶) sensitivity at a new

PSI muon beam, up to $10^8 \mu$ -stops/s

High-Voltage Monolithic Active Pixel Sensors (HV-MAPS)

- Commercial high-voltage CMOS technology
- ~ 85 V reverse bias: fast charge collection via drift: Time resolution below 6 ns σ
- Can be thinned to 50 μ m: Minimize multiple scattering
- Per-pixel comparator and hit buffer: Zero-suppression
- Column-drain readout controlled by state machine
- Up to three 1.25 Gbit/s LVDS links with 8b/10b encoding

Pixel prototype mounted on aluminium-Kapton flexprint 1.25 Gbit/s readout and powering demonstrated

Hollow double cone Mylar stopping target

- 250 µm scintillating fibres coupled to SiPM arrays MuTRiG readout ASIC
 - High-resolution TDC
- Time and charge measurement
- SiPM biasing
- Zero-suppressed digital readout via 1.25 Gbit/s 8b/10b encoded link

high-intensity muon beamline (HiMB): >10⁹ μ /s



Two positrons, one electron from a common vertex $\Sigma P_{e} = (m_{\mu}, 0)$

Need excellent momentum, vertex and timing resolution Background

SM process $\mu \rightarrow eeevv$ Missing momentum e⁺ carried by the neutrinos



Accidental combinations of Michel decays with Bhabha scattering or γ conversion

 $0.5 \times 0.5 \times 0.5 \text{ cm}^{3}$ D scintillating tiles 9 coupled to SiPMs MuTRiG readout ASIC < 70 ps timing resolution demonstrated

2844 Pixel Sensors - 43 Gbit/s

Up to 45 1.25 Gbit/s LVDS inputs from detector ASICs

• 112 boards in total

3072 Fibre Readout Channels

26 Gbit/s

< 500 ps timing resolution demonstrated



5824 Tiles - 12 Gbit/s



< 10 ps jitter clock distribution to ASICs Confiuration and control of ASICs Data alignment and time sorting Needs to operate in magnetic field and helium

• All communication out of the detector optical • 6 Gbit/s fibre links

 Use Samtec Firefly Transceivers (4 Tx/4 Rx), small form factor (detector side), Avago MiniPODs outside Links for data, configuration, clock and reset ~ 50 m to counting house





Get Set

• Maximum Integrated Data Acquisition System **PSI/TRIUMF** Development

 PCIe40 board developed at CPPM Marseille for LHCb and ALICE

• 48 fibre Tx/Rx

Intel Arria 10 FPGA

• Two PCIe 3.0 8-Lane interfaces to PC

• Align data, forward to filter farm

Detector configuration







Prototype based on Altera/Intel Stratix IV FPGA Production version with Intel Arria V FPGA, small form factor; Layout being completed

S Distribute 144 copies of the 125 MHz clock optically < 10 ps jitter Resets and state changes via 144 1.25 Gbit/s links Built by UCL Full system operational



- Control of the DAQ system
- Collect up to 100 MB/s data and safe to PSI/CSCS Petabyte archive
 - Web-based user interface



 Commercial Terasic DE5aNet board Intel Arria 10 FPGA • 8 GB DDR4 buffer memory • PCle 3.0 8-Lane interface to PC Data buffering, coordinate transformations, hit combinatorics



 New track fit for multiple scattering dominated environment: 10⁹ 3D track-fits/s on a single GPU





