PAUL SCHERRER INSTITUT



Frank Herzog :: Electronics Engineer :: Paul Scherrer Institut

Frontend Electronics Design for the CAMEA Instrument

LTP Seminar, 23.09.2019



- CAMEA instrument introduction
- The CAMEA frontend electronics
- MORPHEUS tests
- Instrument commissioning



Instrument concept



- CAMEA: Continuous Angle Multiple Energy Analysis
- Groitl, F. et al. *CAMEA A novel multiplexing analyzer for neutron spectroscopy*, Rev. Sci. Instruments 87



CAMEA instrument overview





Detector readout

- 104 position sensitive (charge-division) ³He neutron detector tubes
 → 208 analog acquisition channels
- Pulse event duration < 100 ns





Use existing PSI electronics?



- Analog track-and-hold, peak detection, etc.
- Proven performance but:
 - Many discrete components, low integration density
 - Hardwired trigger levels, filter bandwidths, etc.

«My favourite programming language is solder»





...but then came FPGAs!

- FPGA: Field Programmable Gate Array
- VHDL: Very high speed integrated circuit Hardware Description Language



Digital Signal Processing (DSP) example



- Will probably need thousands of transistors in FPGA, but transistors are extremely small (28 nm gate width) → tiny footprint
- Programmable time constant M

PAUL SCHERRER INSTITUT

Provides additional offset information



Pole-zero cancellation





Filtering





Division

?

 \bigcirc

Q = 0; while N ≥ D N = N-D; Q = Q+1; end



CAMEA frontend electronics concept



- Amplification
- Sampling
- Signal conditioning
- Pulse detection
- Pulse position calculation

Frontend electronics hardware

Integration density?

- 32 acquisition channels per box
- 32 ADCs
- 14 bit resolution per ADC
- 448 tracks
- 125 μm track width and clearance
- \rightarrow 11 cm data bus width

- 32 differential data lines
- 32 differential clock lines
- 128 tracks
- Better, but still...

8b/10b coding

8 bit data	10 bit data (RD-)	10 bit data (RD+)
00000000	1001110100	0110001011
0000001	0111010100	1000101011
00000010	1011010100	0100101011
00000011	1100011011	1100010100

- Avoid long consecutive sequences of 0's or 1's
 - \rightarrow Clock embedded in data
- Running disparity (RD) is limited to -1 or 1
 - \rightarrow DC-free transmission
- 32 channels, 2 chips, 16 tracks

CAMEA frontend @ MORPHEUS

Raw waveform downlink

- 'Oscilloscope mode' to confirm:
 - Signal integrity
 - Trigger logic
 - Pulse position calculation

Pulse Height Spectrum (PHS)

- High voltage bias: 1500 V
- Spot size: 4x4 mm²
- Measured at position 412 mm (i.e., approx. tube center)

Pulse position histogram

- High voltage bias: 1700 V
- Spot size: 1x3 mm²
- Measured at positions
 [0:55:825] mm
- Similar results for tubes 1 to 12

Full Width Half Max (FWHM) & linearity

Logfile D_00012

• Assumption: Neutron detection is a Poisson Process.

Instrument integration

McStas simulation

Vanadium normalization scan

Background & spurious signals

- Measurement time 5 h
- Background < 0.5 counts/min/detector

Spin waves in MnF2

Detector diagnostics

Logfiles E_00119, E_00394

13.12.2019

- We developed a new detector readout system, using many concepts of modern digital circuit design
- Compared to previous systems, the CAMEA electronics provides:
 - A higher integration density
 - Many system parameters are programmable
 - Extended functionality (waveform download, continuous PHS acquisition, etc.)
- Commissioning of the CAMEA instrument on a tight schedule
- Two months of (nearly) uninterrupted instrument uptime

Wir schaffen Wissen – heute für morgen

My thanks go to

- Urs Greuter
- Gerd Theidel
- The CAMEA team:
- Dieter Graf
- Jakob Lass
- Raphael Müller
- Christof Niedermayer
- Roman Bürge
- Christian Kägi
- Manuel Lehmann
- Marcel Schild

Commanding interface

Connection state Commanding state Pulse detection Pulse_DET_EN PULSE_POS_EN PULSE_STATS_EN
Commanding state Commanding state Pulse detection Pulse_DET_EN Pulse_POS_EN Pulse_STATS_EN I00000000 INTERVAL
Commanding state Pulse detection System monitor PULSE_DET_EN System monitor PULSE_POS_EN 100000000 PULSE_STATS_EN 100000000
Pulse detection System monitor Image: Polse_pos_en Image: System state st
Pulse detection System monitor PULSE_DET_EN SYSMON_EN PULSE_POS_EN 100000000 INTERVAL
PULSE_DET_EN SYSMON_EN PULSE_POS_EN 100000000 PULSE_STATS_EN 100000000
V PULSE_STATS_EN
AUTO_TRIG
PULSE_STATS_RATE 131072 INTERVAL 0 OFFSET 131072 INTERVAL
256 TRIG_LVL ADC conditioning
2048 GAMMA_LVL 16777216 HOLDOFF
100000000 INTERVAL PZC_EN
0 PZC_VAL
UDP packet generator (remote) Disconnect
UDP_EN Read registers
48:0F:CF:53:EA:F8 MAC address Clear counters
129.129.193.37 IP address Start log
62952 Port 0 HOLDOFF

OST 0	DST 1	DST 2	DST 3	D	ST 4	DST 5	۵	ST 6	DS	T 7		
WF_ACQ_EN Test pulser				Amplifier enable			0	ffset DA	0	Digital filter		
			TUBE 0			l l	ADC00 -5893		COEFF00	0		
ТИВ	E 1	Пт	JBE 1	- I	✓ TU	BE 1	~		ADC01	-5929	COEFF01	0
	F 2	Πī	JBE 2	i I		BE 2			ADC02	-5958	COEFF02	0
	F 3		IBE 3	11	✓ TUBE 3 ✓				ADC03	-5877	COEFF03	0
				11				ADC04		-6003	COEFF04	0
V 100	C 4			- 1	▼10	DC 4	¥		ADC05	-5859	COEFF05	0
TUB	E 5		JBE 5		VTU	BE 5	~		ADC06	-5912	COEFF06	0
✓ TUB	E 6	Τι	JBE 6		✓ TUBE 6 ✓ TUBE 104				ADC07	-33	COEFF07	0
TUB	E 104	Τι	JBE 104						ADC08	-36	COEFF08	0
✓ TUB	E 7	Τι	JBE 7		🗸 TU	\checkmark		ADC09	-5960	COEFF09	0	
✓ TUBE 8 TUBE 8		V TU	\checkmark	AD/	ADC10	-5839	COEFF10	0				
TUB	E 9	Πτι	JBE 9	1	✓ TU	BE 9	~		ADC11	-5934	COEFF11	0
	E 10		IBE 10	- I		BE 10			ADC12	-5906	COEFF12	0
	E 10			11		DE 10	•		ADC13	-5928	COEFF13	0
V 100	5.40			11	V 10		¥		ADC14	-5884	COEFF14	0
					ADC15	-5826	COEFF15	0				
TUB	E 105		JBE 105			BE 105			ADC16	-5825	COEFF16	0
TUB	E 106	T	JBE 106		TU	BE 106			ADC17	-5917		
All			All			All		ADC18		-5864	4 ADC	
								ADC19	-5888	Deland		
								ADC20	-5831	Reload		
							ADC21	-65				
System monitor			FE boa	rd id			ADC22	-5848	0 bt			
0-001	P 404633599	54 DEV			0,00	664			ADC23	30	Sot dira	-
0,0014	6401032300	DEV	ICE_DINA		0,00	, rei			ADC24	-38	Secura	<u> </u>
02.00.0	0000 FW_	VERSION			0x01	FE2			ADC25	-5803		
02.00.0	000 SW_	VERSION							ADC26	963	RGB LED	
									ADC27	-5837		
UDP packet generator (local)							ADC28	-5781	R G	B		
(room)						1	ADC29	-5849		Ϊ-		
70:B3:D5:3B:71:01 MAC address							ADC30	-5819		-		
129.129.193.47 IP address						1	ADC31	-5831	- -	-		
5494 Ded							Г	075		1 1-1-	-	

ADC control Flash access

Panel			ADDR	DATA	
Erase GLD	Write GLD		00000000	FFFFFFFF	
			00000004	FFFFFFFF	
Erase MB0	Write MB0	Write init	00000008	FFFFFFF	
Erase MB1	Write MB1	Read init	00000000	FFFFFFF	
Write enable			00000018	FFFFFFFF	
			0000001C	FFFFFFF	
Config state	Config command	Read content	00000020	BB000000	
Golden	Golden	Golden start	00000024	44002211	
0			00000028	FFFFFFFF	
Multiboot 0	Multiboot 0	MB0 start	0000002C	FFFFFFFF	
O Multibard d	O Multihead 4	MR1 start	00000030	665599AA	
		INID I Start	00000034	00000020	
	Reconfigure	Init config	00000038	01E00330	
			000003C	6B020000	
		Swap bytes	00000040	01800030	
			00000044	12000000	
Select bit file			00000048	00000020	
			0000004C	01200230	
Select file			00000050	00000000	Ŧ

ADC control	(051.0)								a 8, 9		
ADC 0	ADC 1	ADC 2	ADC 3	ADC 4	ADC 5	ADC 6	ADC 7	PDN_ANA	PDN_DIG		
Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All zeros Ramp	Sample All zeros All ones Ramp	Sample All zeros All zeros At ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ores Ramp	Sample All zeros All ones Ramp	ADC 15 ADC 0 ADC 13 ADC 2 ADC 11 ADC 4 ADC 9 ADC 6 ADC 14 ADC 1	ADC 15 ADC 0 ADC 13 ADC 2 ADC 11 ADC 4 ADC 9 ADC 6 ADC 9 ADC 6 ADC 14 ADC 1		
ADC 8	ADC 9	ADC 10	ADC 11	ADC 12	ADC 13	ADC 14	ADC 15	ADC 12 ADC 3	ADC 12 ADC 3		
Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	ADC 12 ADC 3 ADC 10 ADC 5 ADC 8 ADC 7 ADC 8 ADC 7 ADC 16 ADC 31 ADC 18 ADC 29 ADC 20 ADC 27	▲ ADC 10 ▲ ADC 5 ▲ AD ✓ ADC 8 ✓ ADC 7 ✓ AD ▲ ADC 16 ▲ ADC 31 ▲ AD ▲ ADC 18 ▲ ADC 29 ▲ AD ▲ ADC 20 ▲ ADG 27 ▲ AD	ADC 10 ADC 5 ADC 8 ADC 7 ADC 16 ADC 31 ADC 18 ADC 29 ADC 20 ADC 27	ADC 10 ADC 5 ADC 8 ADC 7 ADC 16 ADC 3 ADC 18 ADC 2 ADC 20 ADC 2
ADC 16	ADC 17	ADC 18	ADC 19	ADC 20	ADC 21	ADC 22	ADC 23	ADC 22 ADC 25	ADC 22 ADC 2		
Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample Sample All zeros All ones Ramp	ADC 17 ADC 38 ADC 19 ADC 28 ADC 21 ADC 28 ADC 21 ADC 28 ADC 23 ADC 24 AII AII	ADC 17 ADC 2 ADC 19 ADC 2 ADC 21 ADC 2 ADC 23 ADC 2 ADC 23 ADC 2 ADC 23		
ADC 24	ADC 25	ADC 26	ADC 27	ADC 28	ADC 29	ADC 30	ADC 31				
 Sample All zeros All ones Ramp 	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp	Sample All zeros All ones Ramp				