



WIR SCHAFFEN WISSEN – HEUTE FÜR MORGEN

Frank Herzog :: Electronics Engineer :: Paul Scherrer Institut


# Frontend Electronics Design for the CAMEA Instrument

LTP Seminar, 23.09.2019

# Content


- CAMEA instrument introduction
- The CAMEA frontend electronics
- MORPHEUS tests
- Instrument commissioning

# Instrument concept




- CAMEA: Continuous Angle Multiple Energy Analysis
- Groitl, F. et al. *CAMEA – A novel multiplexing analyzer for neutron spectroscopy*, Rev. Sci. Instruments 87

# CAMEA instrument overview




# Detector readout

- 104 position sensitive (charge-division)  ${}^3\text{He}$  neutron detector tubes  
→ 208 analog acquisition channels
- Pulse event duration < 100 ns




$$\chi \approx \frac{i_b}{i_a + i_b}$$

# Use existing PSI electronics?



- Analog track-and-hold, peak detection, etc.
- Proven performance but:
  - Many discrete components, low integration density
  - Hardwired trigger levels, filter bandwidths, etc.

**«My favourite programming language is solder»**




# ...but then came FPGAs!

- FPGA: Field Programmable Gate Array
- VHDL: Very high speed integrated circuit Hardware Description Language

```
architecture rtl of simple_vhdl_top is
begin
process (mclk, reset_n) is
begin
    if (rising_edge(mclk)) then
        if (reset_n = '0') then
            gpio_r      <= (others => '0');
            user_led   <= (others => '0');
        else
            gpio_r      <= gpio;
            user_led(0) <= gpio_r(1) and gpio_r(0);
        end if;
    end if;
end process;
```


**Synthesis**




**Place & Route**



**Configure**





# Digital Signal Processing (DSP) example




- Will probably need thousands of transistors in FPGA, but transistors are extremely small (28 nm gate width) → tiny footprint
- Programmable time constant M
- Provides additional offset information

# More examples...



## Pole-zero cancellation



$$y'_{AC}(n) = y_{AC}(n) + \frac{1}{M_2} \cdot \sum_{k=-\infty}^n y_{AC}(k)$$



## Filtering




## Division




```
Q = 0 ;
while N ≥ D
    N = N-D;
    Q = Q+1;
end
```

# CAMEA frontend electronics concept



- Amplification
- Sampling
- Signal conditioning
- Pulse detection
- Pulse position calculation

# Frontend electronics hardware




**Amplifier module**



**Frontend board**



**Data concentrator board**




**CAMEA Frontend Box**

# Integration density?

- 32 acquisition channels per box
- 32 ADCs
- 14 bit resolution per ADC
- 448 tracks
- 125 µm track width and clearance
- → **11 cm data bus width**



# Serialization




- 32 differential data lines
- 32 differential clock lines
- 128 tracks
- **Better, but still...**



# 8b/10b coding

8 bit data	10 bit data (RD-)	10 bit data (RD+)
00000000	1001110100	0110001011
00000001	0111010100	1000101011
00000010	1011010100	0100101011
00000011	1100011011	1100010100
...	...	...


- Avoid long consecutive sequences of 0's or 1's  
→ Clock embedded in data
- *Running disparity (RD)* is limited to -1 or 1  
→ DC-free transmission
- **32 channels, 2 chips, 16 tracks**



# CAMEA frontend @ MORPHEUS




# Raw waveform downlink




- ‘Oscilloscope mode’ to confirm:
  - Signal integrity
  - Trigger logic
  - Pulse position calculation

# Pulse Height Spectrum (PHS)





- High voltage bias: 1500 V
- Spot size: 4x4 mm<sup>2</sup>
- Measured at position 412 mm  
(i.e., approx. tube center)

# Pulse position histogram





- High voltage bias: 1700 V
- Spot size: 1x3 mm<sup>2</sup>
- Measured at positions [0:55:825] mm
- Similar results for tubes 1 to 12

# Full Width Half Max (FWHM) & linearity





Logfile D\_00012

# Neutron event timestamps




- Assumption: Neutron detection is a Poisson Process.


# Instrument integration




# Data handling



## 'First light'




McStas simulation



Vanadium normalization scan



# Background & spurious signals




- Measurement time 5 h
- Background < 0.5 counts/min/detector

Logfiles D\_00102, E\_00231

# Spin waves in MnF<sub>2</sub>



# Detector diagnostics



Logfiles E\_00119, E\_00394

07.11.2018  
13.12.2019

# Conclusion

- We developed a new detector readout system, using many concepts of modern digital circuit design
- Compared to previous systems, the CAMEA electronics provides:
  - A higher integration density
  - Many system parameters are programmable
  - Extended functionality (waveform download, continuous PHS acquisition, etc.)
- Commissioning of the CAMEA instrument on a tight schedule
- Two months of (nearly) uninterrupted instrument uptime

Happy scientist!




## My thanks go to

- Urs Greuter
- Gerd Theidel
- The CAMEA team:
- Dieter Graf
- Jakob Lass
- Raphael Müller
- Christof Niedermayer
- Roman Bürge
- Christian Kägi
- Manuel Lehmann
- Marcel Schild
- ...



# Firmware



# Commanding interface

**Common register access**

**Connection state**

**Commanding state**

**Pulse detection**

- PULSE\_DET\_EN
- PULSE\_POS\_EN
- PULSE\_STATS\_EN
- AUTO\_TRIGGER
- EXT\_OVERRIDE
- PULSE\_STATS\_RATE

OFFSET: 0, TRIG\_LVL: 256, GAMMA\_LVL: 2048, HOLDOFF: 16777216, PZC\_VAL: 10000000, INTERVAL: 100000000

**System monitor**

SYSMON\_EN: 10000000, INTERVAL: 100000000

**Test pulser**

Test pulser ID: 131072, INTERVAL: 100000000

**ADC conditioning**

- REM\_OFFSET\_EN
- GAIN\_EN
- PZC\_EN

PZC\_VAL: 0

**UDP packet generator (remote)**

- UDP\_EN

MAC address: 48:0F:CF:53:EA:F8, IP address: 129.129.193.37, Port: 62952, HOLDOFF: 0

UDP\_EN: 1, MAC address: 129.129.193.47, IP address: 5481, Port: 0

**Disconnect**, **Read registers**, **Clear counters**, **Start log**, **DST 0**

**Register access**

**DST 0 DST 1 DST 2 DST 3 DST 4 DST 5 DST 6 DST 7**

WF_ACQ_EN	Test pulser	Amplifier enable	Offset DAC	Digital filter
<input checked="" type="checkbox"/> TUBE 0	<input type="checkbox"/> TUBE 0	<input checked="" type="checkbox"/> TUBE 0	ADC00 -5893	COEFF00 0
<input checked="" type="checkbox"/> TUBE 1	<input type="checkbox"/> TUBE 1	<input checked="" type="checkbox"/> TUBE 1	ADC01 -5929	COEFF01 0
<input checked="" type="checkbox"/> TUBE 2	<input type="checkbox"/> TUBE 2	<input checked="" type="checkbox"/> TUBE 2	ADC02 -5958	COEFF02 0
<input checked="" type="checkbox"/> TUBE 3	<input type="checkbox"/> TUBE 3	<input checked="" type="checkbox"/> TUBE 3	ADC03 -5877	COEFF03 0
<input checked="" type="checkbox"/> TUBE 4	<input type="checkbox"/> TUBE 4	<input checked="" type="checkbox"/> TUBE 4	ADC04 -6003	COEFF04 0
<input checked="" type="checkbox"/> TUBE 5	<input type="checkbox"/> TUBE 5	<input checked="" type="checkbox"/> TUBE 5	ADC05 -5859	COEFF05 0
<input checked="" type="checkbox"/> TUBE 6	<input type="checkbox"/> TUBE 6	<input checked="" type="checkbox"/> TUBE 6	ADC07 -33	COEFF07 0
<input type="checkbox"/> TUBE 104	<input type="checkbox"/> TUBE 104	<input type="checkbox"/> TUBE 104	ADC08 -36	COEFF08 0
<input checked="" type="checkbox"/> TUBE 7	<input type="checkbox"/> TUBE 7	<input checked="" type="checkbox"/> TUBE 7	ADC09 -5960	COEFF09 0
<input checked="" type="checkbox"/> TUBE 8	<input type="checkbox"/> TUBE 8	<input checked="" type="checkbox"/> TUBE 8	ADC10 -5839	COEFF10 0
<input checked="" type="checkbox"/> TUBE 9	<input type="checkbox"/> TUBE 9	<input checked="" type="checkbox"/> TUBE 9	ADC11 -5934	COEFF11 0
<input checked="" type="checkbox"/> TUBE 10	<input type="checkbox"/> TUBE 10	<input checked="" type="checkbox"/> TUBE 10	ADC12 -5906	COEFF12 0
<input checked="" type="checkbox"/> TUBE 11	<input type="checkbox"/> TUBE 11	<input checked="" type="checkbox"/> TUBE 11	ADC13 -5928	COEFF13 0
<input checked="" type="checkbox"/> TUBE 12	<input type="checkbox"/> TUBE 12	<input checked="" type="checkbox"/> TUBE 12	ADC14 -5884	COEFF14 0
<input type="checkbox"/> TUBE 105	<input type="checkbox"/> TUBE 105	<input type="checkbox"/> TUBE 105	ADC15 -5826	COEFF15 0
<input type="checkbox"/> TUBE 106	<input type="checkbox"/> TUBE 106	<input type="checkbox"/> TUBE 106	ADC16 -5825	COEFF16 0
All	All	All	ADC17 -5917	
All	All	All	ADC18 -5864	
All	All	All	ADC19 -5888	
All	All	All	ADC20 -5831	
All	All	All	ADC21 -65	
All	All	All	ADC22 -5848	
All	All	All	ADC23 -30	
All	All	All	ADC24 -38	
All	All	All	ADC25 -5803	
All	All	All	ADC26 963	
All	All	All	ADC27 -5837	
All	All	All	ADC28 -5781	
All	All	All	ADC29 -5849	
All	All	All	ADC30 -5819	
All	All	All	ADC31 -5831	

**System monitor**

Device DNA: 0x0014B40163258854, FW\_VERSION: 02.00.0000, SW\_VERSION: 02.00.0000

**FE board id**

FE1: 0x00, FE2: 0x01

**RGB LED**

R: 255, G: 255, B: 255

**ADC control (DST 0)**

**Panel**

- Erase GLD
- Write GLD
- Erase MB0
- Write MB0
- Erase MB1
- Write MB1
- Write enable

**Config state**

- Golden
- Multiboot 0
- Multiboot 1

**Config command**

- Golden
- Multiboot 0
- Multiboot 1

**Read content**

- Golden start
- MB0 start
- MB1 start
- Init config
- Swap bytes

**Read init**

**Flash access (DST 0)**

**Panel**

- Erase GLD
- Write GLD
- Erase MB0
- Write MB0
- Erase MB1
- Write MB1
- Write enable

**Config state**

- Golden
- Multiboot 0
- Multiboot 1

**Config command**

- Golden
- Multiboot 0
- Multiboot 1

**Read content**

- Golden start
- MB0 start
- MB1 start
- Init config
- Swap bytes

**Read init**

**ADC control (DST 0)**

**ADC 0 ADC 1 ADC 2 ADC 3 ADC 4 ADC 5 ADC 6 ADC 7**

<input checked="" type="radio"/> Sample	<input type="radio"/> Sample	<input checked="" type="radio"/> Sample	<input checked="" type="radio"/> Sample	<input checked="" type="radio"/> Sample	<input checked="" type="radio"/> Sample	<input type="radio"/> Sample	<input type="radio"/> Sample
<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros
<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones
<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp

**ADC 8 ADC 9 ADC 10 ADC 11 ADC 12 ADC 13 ADC 14 ADC 15**

<input type="radio"/> Sample	<input checked="" type="radio"/> Sample	<input type="radio"/> Sample	<input type="radio"/> Sample	<input type="radio"/> Sample	<input checked="" type="radio"/> Sample	<input type="radio"/> Sample	<input type="radio"/> Sample
<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros
<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones
<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp

**ADC 16 ADC 17 ADC 18 ADC 19 ADC 20 ADC 21 ADC 22 ADC 23**

<input type="radio"/> Sample	<input checked="" type="radio"/> Sample	<input type="radio"/> Sample	<input type="radio"/> Sample	<input type="radio"/> Sample	<input checked="" type="radio"/> Sample	<input type="radio"/> Sample	<input type="radio"/> Sample
<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros
<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones
<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp

**ADC 24 ADC 25 ADC 26 ADC 27 ADC 28 ADC 29 ADC 30 ADC 31**

<input type="radio"/> Sample	<input checked="" type="radio"/> Sample	<input type="radio"/> Sample	<input type="radio"/> Sample	<input type="radio"/> Sample	<input checked="" type="radio"/> Sample	<input type="radio"/> Sample	<input type="radio"/> Sample
<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros	<input type="radio"/> All zeros
<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones	<input type="radio"/> All ones
<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp	<input type="radio"/> Ramp

**PDN\_ANA**

- ADC 15
- ADC 13
- ADC 4
- ADC 11
- ADC 6
- ADC 9
- ADC 14
- ADC 12
- ADC 3
- ADC 10
- ADC 5
- ADC 7
- ADC 16
- ADC 31
- ADC 18
- ADC 29
- ADC 20
- ADC 27
- ADC 22
- ADC 25
- ADC 17
- ADC 30
- ADC 19
- ADC 28
- ADC 21
- ADC 26
- ADC 23
- ADC 24
- All

**PDN\_DIG**

- ADC 8
- ADC 2
- ADC 4
- ADC 11
- ADC 4
- ADC 9
- ADC 6
- ADC 14
- ADC 1
- ADC 12
- ADC 3
- ADC 5
- ADC 7
- ADC 16
- ADC 31
- ADC 18
- ADC 29
- ADC 20
- ADC 27
- ADC 22
- ADC 25
- ADC 17
- ADC 30
- ADC 19
- ADC 28
- ADC 21
- ADC 26
- ADC 23
- ADC 24
- All