Login

Mu3e integration meeting

19–20 Jun 2018
Université de Genève
Europe/Zurich timezone

Contribution List

22 / 22
8. Welcome
19/06/2018, 14:00
1. Integration status
Silvan Streuli (Paul Scherrer Institut)
19/06/2018, 14:10
9. Powering status
Dr Dirk Wiedner (Physikalisches Institut der Universitaet Heidelberg)
19/06/2018, 14:30
Should cover power boards, HV boards and also to the outside power supplies
10. Frontend board status
Dr Dirk Wiedner (Physikalisches Institut der Universitaet Heidelberg)
19/06/2018, 14:50
11. Power cabling inside detector
19/06/2018, 15:10
Mainly covered by Silvan's integration talk, hence no slides
12. Readout cables inside detector
Beat Meier (Paul Scherrer Institut), Dr Dirk Wiedner (Physikalisches Institut der Universitaet Heidelberg), Sebastian Dittmeier (Physikalisches Institut, Universität Heidelberg)
19/06/2018, 15:30
13. SciFi boards status
Dr Allessandro Bravar (Geneva)
19/06/2018, 15:50
14. SciTile boards status
Mr Konrad Briggl (KIP Uni Heidelberg), Dr Yonathan Munwes (KIP Heidelberg University)
19/06/2018, 16:10
15. Pixel boards status
19/06/2018, 16:30
16. Discussion, wrap-up, next steps
19/06/2018, 16:55
0. Welcome
20/06/2018, 09:15
2. SciFi integration status
20/06/2018, 09:20
3. SciTile integration status
Mr Konrad Briggl (KIP Uni Heidelberg), Dr Yonathan Munwes (KIP Heidelberg University)
20/06/2018, 09:40
4. Pixel vertex layers status
Frank Meier Aeschbacher (Universität Heidelberg)
20/06/2018, 10:00
5. Pixel recurl layers status
Prof. Joost Vossebeld (University of Liverpool)
20/06/2018, 10:20
6. Integration discussion
20/06/2018, 10:40
7. Wrap-up
20/06/2018, 11:10
17. Welcome
20/06/2018, 13:30
18. MuTRiG status
Dr Wei Shen (KIP Uni Heidelberg)
20/06/2018, 13:40
19. SciFi needs
Dr Allessandro Bravar (Geneva)
20/06/2018, 14:00
20. SciTile needs
Mr Konrad Briggl (KIP Uni Heidelberg), Dr Yonathan Munwes (KIP Heidelberg University)
20/06/2018, 14:15
21. Towards next chip submission
20/06/2018, 14:30
Powered by Indico v3.3-pre